PRICES include / exclude VAT
Homepage>BS Standards>25 MANUFACTURING ENGINEERING>25.040 Industrial automation systems>25.040.01 Industrial automation systems in general>BS IEC 62530:2021 SystemVerilog. Unified Hardware Design, Specification, and Verification Language
Sponsored link
immediate downloadReleased: 2021-08-19
BS IEC 62530:2021 SystemVerilog. Unified Hardware Design, Specification, and Verification Language

BS IEC 62530:2021

SystemVerilog. Unified Hardware Design, Specification, and Verification Language

Format
Availability
Price and currency
English Secure PDF
Immediate download
486.20 USD
English Hardcopy
In stock
486.20 USD
Standard number:BS IEC 62530:2021
Pages:1320
Released:2021-08-19
ISBN:978 0 539 17341 3
Status:Standard
DESCRIPTION

BS IEC 62530:2021


This standard BS IEC 62530:2021 SystemVerilog. Unified Hardware Design, Specification, and Verification Language is classified in these ICS categories:
  • 25.040.01 Industrial automation systems in general
  • 35.060 Languages used in information technology

This standard provides the definition of the language syntax and semantics for the IEEE 1800™ SystemVerilog language, which is a unified hardware design, specification, and verification language. The standard includes support for behavioral, register transfer level (RTL), and gate-level hardware descriptions; testbench, coverage, assertion, object-oriented, and constrained random constructs; and also provides application programming interfaces (APIs) to foreign programming languages.