Log inSign up
LANGUAGE en
Menu
STOREABOUT US Help centerContactsDelivery chargesNews
SEARCH
0
Total price
0 USD
PRICES include / exclude VAT
Homepage>IEC Standards>IEC TR 61189-5-506:2019 - Test methods for electrical materials, printed boards and other interconnection structures and assemblies - Part 5-506: General test methods for materials and assemblies - An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501
Sponsored link
download between 0-24 hoursReleased: 2019-06-26
IEC TR 61189-5-506:2019 - Test methods for electrical materials, printed boards and other interconnection structures and assemblies - Part 5-506: General test methods for materials and assemblies - An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501

IEC TR 61189-5-506:2019

Test methods for electrical materials, printed boards and other interconnection structures and assemblies - Part 5-506: General test methods for materials and assemblies - An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501

Format
Availability
Price and currency
English PDF
Immediate download
183.33 USD
English Hardcopy
in stock
183.33 USD
Standard number:IEC TR 61189-5-506:2019
Released:2019-06-26
Language:English
DESCRIPTION

IEC TR 61189-5-506:2019

IEC TR 61189-5-506:2019(E) is an intercomparison supporting the development of IEC 61189-5-501 in relation to the SIR method. This document sets out to validate the introduction of a new 200-µm gap SIR pattern, and was benched marked against existing SIR gap patterns of 318 µm and 500 µm.

Print