

IPC-HDBK-005A

2026 - May

Handbook for Solder Paste

*An IPC international standard developed by
the Global Electronics Association*

GEA Mission

The Global Electronics Association promotes industry growth and strengthens supply chain resilience.

About IPC Standards by Global Electronics Association

IPC standards and publications by Global Electronics Association are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for their particular need. Existence of such standards and publications shall not in any respect preclude any entity from manufacturing or selling products not conforming to such standards and publications, nor shall the existence of such standards and publications preclude their voluntary use.

IPC standards and publications by Global Electronics Association are approved by committees without regard to whether the standards or publications may involve patents on articles, materials or processes. By such action, Global Electronics Association does not assume any liability to any patent owner, nor does Global Electronics Association assume any obligation whatsoever to parties adopting a standard or publication. Users are wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

Global Electronics Association Position Statement on Specification Revision Change

The use and implementation of IPC standards and publications by Global Electronics Association are voluntary and part of a relationship entered into by customer and supplier. When a standard or publication is revised or amended, the use of the latest revision or amendment as part of an existing relationship is not automatic unless required by the contract. Global Electronics Association recommends the use of the latest revision or amendment.

Standards Improvement Recommendations

Global Electronics Association welcomes comments for improvements to any standard in its library. All comments will be provided to the appropriate committee.

If a change to technical content is requested, data to support the request is recommended. Technical comments to include new technologies or make changes to published requirements should be accompanied by technical data to support the request. This information will be used by the committee to resolve the comment.

To submit your comments, visit the Status of Standardization page at www.electronics.org/status.



IPC-HDBK-005A

Handbook for Solder Paste

If a conflict occurs between the English language and translated versions of this document, the English version will take precedence.

Developed by the IPC-5-24B Solder Paste Task Group of the 5-20 Assembly and Joining General Committee of Global Electronics Association.

Global Electronics Association Standards and Artificial Intelligence (AI) Statement

Global Electronics Association is the trading name of IPC International, Inc., which owns the copyright to all IPC Standards and other IPC materials.

The Global Electronics Association explicitly prohibits:

- The integration or transfer of any data whether in the form of IPC books, standards, metadata, or other formats — into AI engines or algorithms by any person or entity, including authorized distributors and their end users.
- Activities involving data harvesting, text and data mining, enrichment, or the creation of derivative works based on this data, including the use of automated data collection methods or artificial intelligence.

Any breach of these provisions is considered a copyright infringement unless expressly authorized in advance in writing by the Global Electronics Association.

Supersedes:
IPC-HDBK-005 - January 2006

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

Global Electronics Association
3000 Lakeside Drive, Suite 105N
Bannockburn, Illinois
60015-1249
Tel 847 615.7100
Fax 847 615.7105

This Page Intentionally Left Blank

Acknowledgment

Any document involving a complex technology draws material from a vast number of sources across many continents. While the principal members of the 5-24B Task Group are shown below, it is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of Global Electronics Association extend their gratitude.

5-24B Solder Paste Task Group Committee

Chair

Beverly Christian
HDPUG User Group
International Inc.

Vice Chair

Anthony W. Lentz
FCT Assembly

5-20 Assembly and Joining General Committee

Cochairs

Udo Welzel
Robert Bosch GmH
Milea J. Kammer
Honeywell Aerospace

Technical Liaison of the IPC Board of Directors

Bob Neves

Reliability Assessment Services

Members of the 5-24b Requirements for Solder Pastes Subcommittee

Michael Allison
Northrop Grumman Corporation

Raiyomand F. Aspandiar
Intel Corporation

Cynthia Badilla
RTX

Heehun Bae
Hyundai Mobis Co., Ltd.

Jasbir Bath
Koki Company Limited

Sirine Bayram
AIM Solder

Eric Camden
Foresite, Inc.

Shrinivas Chada
General Dynamics Advanced
Information Systems

Zhiman Chen
Zhuzhou CRRC Times Electric
Co., Ltd.

Andon Crisp
Lockheed Martin Space Systems
Company

Beverley Christian
HDPUG User Group International
Inc.

Derek Daily
Comtek Corporation

Miguel Dominguez
Continental AG

Don Dupriest
Lockheed Martin Space Systems
Company

Lica Marian Dutu
MW.FEP S.p.A.

Ernst Eggelaar
Micronic M.V.GmbH

Tony Feldmeier
Honeywell Aerospace Minneapolis

Mahendra S. Gandhi
Constantino Jose Gonzalez
ACME Training & Consulting

Matt Gruber
Indium Corporation

Emmanuelle Guene
Inventec Performance Chemicals

Gaston Hidalgo
Toyota Motor Corporation

David D. Hillman
Hillman Electronic Assembly
Solutions LLC

Keith A. Howell
Nihon Superior Co., Ltd.

Christopher Hunt
GEN3

Jennie S. Hwang
H-Technologies Group

Henrik Blevad Jensen
Gaasdal Byningsindustri A/S

Logan Johnson
Blue Origin

Haberly B. Kahn
Lockheed Martin Space Systems
Company

Milea J. Kammer
Honeywell Aerospace

Jason Keeping
Celestica International

Murio Levey Casotti
Embraer Sa

Anna Lifton
MacDermid Alpha Electronics
Solutions

Anthony W. Lentz
FTC Assembly, Inc.

Gerard O'Brien
Solderability Testing & Solutions,
Inc.

Cory Parks
Honeywell Aerospace

Yaoru Ren
Shengyi Technology Co., Ltd.

Keith Sellers
Element Baltimore

Jose Servin Olivares
Schaeffler Technologies AG & Co.
KG

Cole Sandvold
MacDermid Apha Electronics
Solutions

David W. Sbiroli
Indium Corporation

Bhanu Sood
NASA Marshall Space Flight
Center

Eric Straw
Collins Aerospace

Toshiyasu Takei
Japan Unix Co., Ltd.

Kirk Van Dreef	Dan White	Jonathan N. Zettwoch
Plexus Corporation	BAE Systems, Inc.	Honeywell Aerospace
Bill R. Vuono	Harlan Wu	
Qorvo US Inc.	TE Connectivity	
Danqing Wen	Jaewook Yu	
Xian Dong Yi Science Technology	Energy Solution	

Table of Contents

1	SCOPE	1	3.4.1	Land Surface Finish	6
1.1	Purpose	1	3.4.1.1	Hot Air Solder Leveling (HASL) / Hot Air Leveling (HAL)	7
1.2	Classification	1	3.4.1.2	Plating/Immersion Coating.....	7
1.3	Measurement Units	1	3.4.1.3	Organic Solderability Preservatives (OSP).....	7
1.4	Definition of Requirements	1	3.4.2	Component Lead Composition/Finish	7
1.5	Process Control Requirements	1	3.4.2.1	Base Metal	7
1.6	Order of Precedence	2	3.4.2.2	Coating Composition	7
1.6.1	Conflict	2	3.4.2.2.1	Sn and Sn-Pb Coated Leads	8
1.6.2	Clause References	2	3.4.2.2.2	Au Coated Leads	8
1.6.3	Appendices.....	2	3.4.2.2.3	Pd or Pt Plated Leads	8
1.6.3.1	Appendix A	2	3.4.2.3	Lead Coating Processes.....	8
1.6.3.2	Appendix B	2	3.4.3	Reflow	8
1.6.3.3	Appendix C	2	3.4.4	Solder Paste	8
1.6.3.4	Appendix D	2	3.4.4.1	Flux.....	8
1.6.3.5	Appendix E.....	2	3.4.4.2	Solder Alloy.....	9
1.7	Use of “Lead”	2	3.4.4.3	Powder Particle Size	9
1.8	Abbreviations and Acronyms	2	3.4.5	Quantity and Location of the Solder Paste	9
1.9	Terms and Definitions	2	3.4.6	Summary.....	9
1.9.1	Centipoise.....	2	3.5	Solderability Testing	9
1.9.2	Drying	2	3.5.1	Solder Paste Wetting Tests	10
1.9.3	Micron	3	3.5.2	Solderability Test Documents	10
1.9.4	Rheology.....	3	3.5.2.1	Special Solderability Test Methods	10
1.9.5	Thinner (Paste)	3	3.5.3	Solderability Test Method Selection	10
1.9.6	Viscosity	3	4	PRINTING SOLDER PASTE	11
1.10	Checklist	3	4.1	Printing Needs	11
1.11	Using Solder Paste	4	4.2	Printing Variables	11
2	APPLICABLE DOCUMENTS	4	4.3	Primary Control Variables	12
2.1	IPC	4	4.4	Printing	12
2.2	Joint Industry Standards	4	4.4.1	Apparatus	12
2.3	Military	5	4.4.2	Procedures	12
2.4	International Electrotechnical Commission Documents	5	4.4.3	Evaluation.....	12
2.5	Telcordia	5	4.5	Solder Paste Print Quality Control Variables	13
2.6	ASTM	5	4.5.1	Printed Board Variables	13
3	SOLDERABILITY	5	4.5.2	Solder Paste Variables	13
3.1	Theory of Wetting	5	4.5.3	Stencil Variables.....	13
3.2	Degrees of Wetting	6	4.5.4	Screen Printer Variables.....	14
3.3	Wetting Measurement	6	4.5.5	Environmental and Operator Variables.....	14
3.4	Factors Affecting Solderability During Reflow Soldering Process	6	5	ABILITY OF SOLDER PASTE TO RETAIN COMPONENTS (TACK)	14
			5.1	Background	14

5.2	Tack Test Shortcomings	14	11.1	Test Plan Overview	24
5.3	Tack Life	15	11.2	Approaches for Improved ATE-Compatibility	25
5.4	Increased Tack Strategies	15	11.3	Main Characteristics	25
5.5	Increased Tack Life Strategies	15	11.4	Major Control Variables	25
5.6	Control Variables	16	11.5	Residue Open Time	26
5.7	Improved Testing	16	11.6	Temperature	26
5.7.1	Production Testing	16	11.7	Reflow Conditions	26
5.7.2	User Test Guidelines	16	11.8	Test Points	26
6	SLUMP	17	11.8.1	Test Probe Design and ATE Equipment	26
6.1	Slump Testing Apparatus	17	11.8.2	Probe Build-up	26
6.2	Test Procedure	17	11.8.3	Residue Dryness	26
6.3	Evaluation	18	12	SHELF LIFE	27
6.3.1	Cold Slump	18	12.1	Test Procedures	27
6.3.2	Hot Slump	18	12.2	Evaluation	27
6.3.3	Slump Performance	18	12.3	Control Variables	27
6.3.4	Visual Inspection	18	APPENDIX A	Mass Reflow Assembly of 0201 Components	29
6.4	Differentiation	18	A-1	Abstract	29
6.5	Major Control Variables	18	A-2	Introduction	29
7	SOLDER PASTE FUME COLLECTION AND DISPOSAL	19	A-3	Results	32
7.1	Background	19	A-5	Conclusions	36
7.2	Flux Vapor Collection	19	A-6	References	37
7.3	Residue Toxicity	19	A-7	Acknowledgements	37
7.4	Collection System Maintenance	20	APPENDIX B	Qualification of Solder Beading and Tombstoning in Passive Devices using Designed Experiments	38
8	SOLDER BALLS	20	B-1	Abstract	38
8.1	Solder Ball Tests	20	B-2	Introduction	38
8.2	Forms of Solder Balling	20	B-3	Problem Statement	38
8.2.1	Solder Beads	20	B-3.1	Solder Beading and Tombstoning	38
8.2.2	Solder Paste Segregation	21	B-4	DOE Formulation	39
8.2.3	Solder Spatter (Solder Splash)	21	B-5	Test Vehicle	40
8.2.4	Lack of Coalescence (Graping)	21	B-6	Experiment Execution & Data Collection	40
8.2.5	Formulation Strategies	21	B-6.1	Solder Paste Printing	40
8.2.6	Process Strategies	22	B-6.2	Paste Inspection	40
8.3	Improved Testing	22	B-6.3	Component Placement	40
9	TOMBSTONING	23	B-6.5	Data Collection	40
9.1	Tombstone Causes	23	B-6.5.1	Full Factorial Data Analysis	40
9.2	Minimizing Defects	23	B-7	Response Variable Used for the DOE	41
10	CLEANABILITY OF SOLDER PASTES AND RESIDUES	24	B-8	Inferences from the ANOVA table for 0805 Components	41
10.1	Cleaning Methods and Materials	24			
11	COMPATIBILITY OF SOLDER PASTE FLUX RESIDUES (PROBE TESTABILITY)	24			

B-9	Inferences from the ANOVA Table for 0402 Components.....	42	Figure 9-1	Tombstoned Component	23
B-10	Conclusions and Discussions of the Full Factorial DOE.....	43	Figure 9-2	Floating Tombstone or Draw Bridging Defect	23
B-11	Resolution-V Design	43	Figure A-1	Photograph of 02/01 Test Vehicle Table 1 Attachment Pad Dimension Matrix for 02\01 Components.....	29
B-13	Inferences from Resolution-V analysis on Solder Beading.....	43	Figure A-2	Attachment Pad Dimensioning	30
B-14	Inferences from Resolution-V Analysis on Tombstoning	44	Figure A-3	Stencil Aperture Position Relative to Attachment Pad	31
B-15	Conclusions and Inferences on the Resolution-V Analysis	44	Figure A-4	Thermal Reflow Profile	31
B-15.1	Effect of Component Size on Solder Beading	45	Figure A-5	02\01 Assembly Yield Per Assembly Process Type	32
B-15.2	Effect of Stencil Thickness on Solder Beading ...	45	Figure A-6	Assembly Failure Mode Distribution by Assembly Process	33
B-15.3	Effect of Paste Manufacturer on Solder Beading .	46	Figure A-7	Solder Bridging Defects by Component to Component Spacing and Assembly Process Type	33
B-15.4	Effect of Reflow Profile on Solder Beading	46	Figure A-8	Assembly Defects by Attachment Pad Design for the No-Clean Solder Paste Process Reflowed in Air	34
B-15.5	Effect of Board Support on Solder Beading	47	Figure A-9	Assembly Defects by Attachment Pad Design for the Water-Soluble Solder Paste Process Reflowed in Air	34
B-15.6	Effect of Component size on Tombstoning.....	47	Figure A-10	Assembly Defects by Attachment Pad Design for the No-Clean Solder Paste Process Reflowed in Nitrogen.....	35
B-15.7	Effect of Reflow Profile on Tombstoning	47	Figure A-11	Assembly Defects by Attachment Pad Width and Assembly Process Type.....	35
B-15.9	Effect of Board Support on Tombstoning	48	Figure A-12	Assembly Defects by Attachment Pad Length and Assembly Process Type.....	36
B-16	Conclusion	48	Figure A-13	Assembly Defects by Attachment Pad Spacing and Assembly Process Type	36
B-17	References.....	48	Figure B-1	Solder Beading Below a Chip Resistor	38
APPENDIX C	A Materials Based Solution for the Elimination of Tombstones	49	Figure B-3	Fishbone Diagram for Solder Beading and Tombstoning	39
C-1	Abstract	49	Figure B-2	Tombstoning in a Chip Resistor	39
C-2	Introduction	49	Figure B-4	Main Effects Plot of the Full Factorial ANOVA for 0805 Components.....	41
C-3	Experimental	52	Figure B-5	Main Effects Plot of the Full Factorial ANOVA for 0402 Components.....	42
C-4	Results	53	Figure B-6	Resolution-V Main Effects Plot for % Beading	44
C-5	Conclusions	54	Figure B-7	Pareto Chart for % Beading	44
C-6	Acknowledgments	55	Figure B-8	Resolution-V Main Effects Plot for % Tombstoning	45
C-7	References.....	55	Figure B-9	Pareto Chart for % Tombstoning	45
Appendix D	ATE Test Plan	56	Figure B-10	Pareto Chart for % Tombstoning	46
Appendix E	Abbreviations and Acronyms	57	Figure B-11	Ramp-Soak-Spike Profile (r-s-s)	46

Figures

Figure 3-1	Surface Tension and Contact Angle of Molten Solder.....	5
Figure 3-2	Effect of Alloy Composition on Area of Spread.....	9
Figure 5-1	The Extensional Nature of “Tack”	14
Figure 5-2	The Interaction of Various Factors Affecting Solder Paste ‘Working Life	15
Figure 8-1	Solder Beading.....	21
Figure 8-2	Solder Spatter	21

Figure B-12	Ramp-Spike Profile (r-s).....	47
Figure C-1	Examples of Tombstoning Defects	49
Figure C-2	Component Tombstoned without Lifting	49
Figure C-3	Cartoon of Possible Causes for Tombstoning Defects.....	50
Figure C-4	Schematic of the Phased Reflow of Mixed Sn62(+) and Sn63(+) Alloy Powders in Solder Paste	51
Figure C-5	Differential Scanning Calorimetry for Two Solder Pastes Passing through the Melting Stage in a Typical Reflow Process Temperature Profile.....	51
Figure C-6	Photograph of Test Vehicle Used.....	52
Figure C-7	Photograph of Pads Examined for Anti-Tombstoning Trial.....	52
Figure C-8	Overall Defect Reduction using New Material.....	53
Figure C-9	Spacing Effect on Number of Defects	54
Figure C-10	Orientation and Number of Defects	54
Figure C-11	Pad Geometry Effect on Number of Defects	54
Figure D-1	Overview for ATE Testing Plan Flow Chart.....	56

Tables

Table 3-1	Factors of Wetting and Their Effects.....	6
Table 3-2	Common Solderability Test Methods.....	10
Table 5-1	Main Control Variables Affecting Solder Paste Working Life	15
Table 11-1	Questions for Probe Testing Flow Chart/Guide	25
Table 12-1	Test Recommendations for Shelf Life Determination	27
Table A-1	Three Letter Code for Pad Design.....	30
Table A-2	02\01 Stencil Aperture Size and Position for Stencil 2	30
Table B-1	List of Factors Considered for the DOE	39
Table B-2	Test Vehicle Specifications.....	40
Table B-3	Standard Print Parameters Used.....	40
Table B-4	ANOVA Results of the Full Factorial Analysis for 0805 Components.....	41
Table B-5	ANOVA Results of the Full Factorial Analysis for 0402 Components.....	42
Table B-6	L16 Array for Resolution-V Design	43
Table B-7	Ramp Rates for the Two Profiles Used	47
Table B-8	Preferred Settings of Process Parameters	48
Table C-1	Pad Dimensions (L x W x spacing) and Orientation (H or V) Examined	53
Table C-2	Statistical (ANOVA) Analysis of Defects Observed.....	55