

NOTICE

EIA Engineering Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for this particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of ECIA from manufacturing or selling products not conforming to such Standards and Publications, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than ECIA members, whether the Standard is to be used either domestically or internationally.

NOTE – The user’s attention is called to the possibility that compliance with this standard may require use of an invention covered by patent rights.

By publication of this standard, no position is taken with respect to the validity of any such claim(s) or of any patent rights in connection therewith. If a patent holder has filed a statement of willingness to grant a license under these rights on reasonable and nondiscriminatory terms and conditions to applicants desiring to obtain such a license, then details may be obtained from the standards developer

Neither the standards developer nor ANSI is responsible for identifying patents for which a license may be required by an American National Standard or for conducting inquiries into the legal validity or scope of those patents that are brought to their attention.

This EIA Standard is considered to have International Standardization implications, but the International Electrotechnical Commission activity has not progressed to the point where a valid comparison between the EIA Standard and the IEC document can be made.

This Standard does not purport to address all safety problems associated with its use or all applicable regulatory requirements. It is the responsibility of the user of this Standard to establish appropriate safety and health practices and to determine the applicability of regulatory limitations before its use.

(From Standards Proposal No. 5524 formulated under the cognizance of the EIA S-1 Passive Component Steering Committee).

Published by

©2026 ELECTRONIC COMPONENTS INDUSTRY ASSOCIATION
Standards & Technology Department
13873 Park Center Road, Suite 315
Herndon, VA 20171

Table of Contents

Clause	Page
1 SCOPE.....	1
2 PURPOSE.....	2
3 DEFINITIONS.....	2
4 AGREEMENTS.....	2
5 APPLICABLE DOCUMENTS	3
6 CLASSIFICATION PROCESS.....	3
7 PSL CLASSIFICATION	6
8 NUMBER OF PASSES/REFLOWS	9
9 REWORK	9
10 ADDITIONAL INFORMATION FOR SOME PSL 3 rd CHARACTERS	9
11 BASE WAVE SOLDER PROCESS CONDITIONS	11
12 BASE REFLOW SOLDER PROCESS CONDITION.....	14
13 MSL CLASSIFICATION AND LABELING/PACKING	20
14 PSL LABELING.....	20
ANNEX A – Examples of Classification Ratings	A-1

FIGURES

Figure 6-1 J-STD-075 Process.....	5
Figure 11-1 Classification Profile for Wave Solder Process (Not to scale)Figure 11-2 Example of a Thermal Profile for a Device Lead during Wave Solder Process	12
Figure 11-2 Example of a Thermal Profile for a Device Lead during Wave Solder Process.....	12
Figure 11-3 Example of a Thermal Profile for a Device Lead during Solder Fountain Attach ...	14
Figure 12-1 Reflow Classification Profile (Not to scale)	18
Figure 14-1 Example of supplier label showing PSL rating (blue circle)	21

TABLES

Table 7-1 Wave Solder PSL Classification 6

Table 7-2 Reflow Solder PSL Classification 7

Table 7-3 PSL Classification for Socketed and Inserted Devices 7

Table 7-4 PSL 3rd Character 8

Table 11-1 Base Profile for Wave Solder Process 11

Table 12-1 Reflow Process – Target Classification Temperatures 15

Table 12-2 Base Profile for Reflow Solder Process 17

1 SCOPE

This industry standard outlines typical worst case industry printed wiring board (PWB) assembly process conditions for passive and solid state electronic devices (hereafter referred to as “devices”). This standard provides evaluation procedures to determine whether a device can be safely subjected to those PWB assembly processes and still meet all device specifications and reliability and quality expectations. This standard provides a methodology to classify any limitation identified by the evaluation procedures in this document in order to convey to the electronics industry a singular format for providing process limitation information to PWB assemblers and OEMs that will allow them to develop PWB assembly processes that will not exceed any documented device limitations. This standard **shall** not be used to evaluate sockets and connectors, instead reference EIA 364-56 and EIA 364-61.

The classification requirements of this document are required for passive devices.

Any surface mountable, solid state device that has been classified per J-STD-020 using the appropriate thermal profile in J-STD-020 based on its package dimensions is not required to be classified per this standard for thermal limitations. Similarly, any through hole mounted, solid state device that meets the requirements of JESD22-B106 is not required to be classified per this standard for thermal limitations. However, any solid state device that has a history of thermal limitations or may have limitations to X-ray exposure, common PWB cleaning operations, or other commonly performed assembly processes is strongly recommended to be classified for those process limitations per this standard. Surface mounted, solid state devices **shall** not be classified to the wave solder process stated in this standard.

The solder assembly process conditions listed in this document are not recommended conditions for an assembler. An assembler needs to consider many factors when establishing a safe assembly process for a given printed wiring board (PWB) assembly. This standard outlines a process to classify and label an electronic device’s Process Sensitivity Level (PSL) and Moisture Sensitivity Level (MSL) consistent with the semiconductor industry’s classification levels.

This standard does not establish re-work simulation conditions. However, this document does highlight some commonly used alternate solder assembly processes used for attaching replacement devices. It is recommended that suppliers be aware of alternate attach processes if they are commonly used on their devices and determine if their devices are sensitive to the temperature values and durations of these alternate processes.

This standard provides temperature sensitivity classifications for devices attached by soldering processes using Sn/Ag/Cu (SAC) solders which may reach 260 °C and possibly higher. However, this standard can also be used to denote the temperature limitations of devices designed to be attached using solder alloys with lower process temperatures (e.g., low temperature solders (LTS) such as near eutectic SnBi). J-STD-020 has defined a classification temperature of 190 °C for LTS, thus any device designed to be attached using LTS that is not able to withstand the 190 °C peak reflow temperature requirement can be classified as process sensitive per this standard. See Example #8 in Annex A.