
GEA Mission

The Global Electronics Association promotes industry growth and strengthens supply chain resilience.

About IPC Standards by Global Electronics Association

IPC standards and publications by Global Electronics Association are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for their particular need. Existence of such standards and publications shall not in any respect preclude any entity from manufacturing or selling products not conforming to such standards and publications, nor shall the existence of such standards and publications preclude their voluntary use.

IPC standards and publications by Global Electronics Association are approved by committees without regard to whether the standards or publications may involve patents on articles, materials or processes. By such action, Global Electronics Association does not assume any liability to any patent owner, nor does Global Electronics Association assume any obligation whatsoever to parties adopting a standard or publication. Users are wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

Global Electronics Association Position Statement on Specification Revision Change

The use and implementation of IPC standards and publications by Global Electronics Association are voluntary and part of a relationship entered into by customer and supplier. When a standard or publication is revised or amended, the use of the latest revision or amendment as part of an existing relationship is not automatic unless required by the contract. Global Electronics Association recommends the use of the latest revision or amendment.

Standards Improvement Recommendations

Global Electronics Association welcomes comments for improvements to any standard in its library. All comments will be provided to the appropriate committee.

If a change to technical content is requested, data to support the request is recommended. Technical comments to include new technologies or make changes to published requirements should be accompanied by technical data to support the request. This information will be used by the committee to resolve the comment.

To submit your comments, visit the Status of Standardization page at www.electronics.org/status.



IPC-9242

Guidelines for Microsection Evaluation

If a conflict occurs between the English language and translated versions of this document, the English version will take precedence.

Developed by the IPC-9242 Microsection Subcommittee (7-12) of the Testing Committee (7-10) of Global Electronics Association.

Global Electronics Association Standards and Artificial Intelligence (AI) Statement

Global Electronics Association is the trading name of IPC International, Inc., which owns the copyright to all IPC Standards and other IPC materials.

The Global Electronics Association explicitly prohibits:

- The integration or transfer of any data whether in the form of IPC books, standards, metadata, or other formats — into AI engines or algorithms by any person or entity, including authorized distributors and their end users.
- Activities involving data harvesting, text and data mining, enrichment, or the creation of derivative works based on this data, including the use of automated data collection methods or artificial intelligence.

Any breach of these provisions is considered a copyright infringement unless expressly authorized in advance in writing by the Global Electronics Association.

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

Global Electronics Association
3000 Lakeside Drive, Suite 105N
Bannockburn, Illinois
60015-1249
Tel 847 615.7100
Fax 847 615.7105

Table of Contents

1.0	SCOPE	1	4.2	Evaluation Plane	11
1.1	PURPOSE	1	4.3	Magnification	12
1.2	Classification	1	4.4	Marking and Traceability	12
1.3	Measurement Units	1	4.5	Correct Hole Structures and Quantity	12
1.4	Abbreviations and Acronyms	1	4.6	Quality of the Microsection - Pre-Inspection Checklist	12
1.4.1	IEEE	1	4.6.1	Center of the Hole Structure	12
1.4.2	ASTM	1	4.6.2	Shape/Straightness of the Hole	12
1.4.3	DIC	1	4.6.3	Flatness	12
1.4.4	ENIG	1	4.6.4	Surface Condition	13
1.4.5	ENEPIG	1	4.6.4.1	Polish	13
1.5	Terms and Definitions	1	4.6.4.2	Scratches	14
1.5.1	Arrowheading	1	4.6.4.3	Debris and Residues	14
2.0	APPLICABLE DOCUMENTS	2	4.6.4.4	Oxidation	14
2.1	IPC	2	4.6.5	Micro-etch	15
2.2	ASTM	2	4.7	As Polished (Prior to Micro-etch) Evaluation	16
2.3	Military	2	4.7.1	Inner Layer Separation	16
3.0	MICROSECTION EVALUATION	3	4.7.2	Microvias Separations at the Target Land	16
3.1	Equipment	3	5.0	IPC-A-600 INTERNALLY OBSERVABLE CHARACTERISTICS	17
3.1.1	Microscope	3	5.1	Dielectric Material	17
3.1.2	Optical Magnification	3	5.1.1	Thermal Zones	17
3.1.3	Lighting and Optical Contrast	3	5.1.2	Laminate Voids	18
3.1.4	Illuminating Arrangements	3	5.1.2.1	Laminate Void (In-Process Microsection)	19
3.1.4.1	Bright Field	4	5.1.3	Laminate Cracks	19
3.1.4.2	Dark Field	5	5.1.4	Delamination/Blister	22
3.1.4.3	Polarized Light	5	5.1.4.1	Delamination	22
3.1.4.4	Differential Interference Contrast (DIC)	6	5.1.4.2	Blister	23
3.1.4.5	Fluorescence	6	5.1.5	Copper Penetration/Dielectric Removal	23
3.1.5	Optics	7	5.1.5.1	Positive Etchback	23
3.1.6	Measurement System	7	5.1.5.2	Smear Removal (Desmear)	25
3.1.6.1	Reticle vs. Filar	7	5.1.5.3	Wicking	26
3.1.6.2	Analog On-Screen Measurements	7	5.1.5.4	Copper Penetration	26
3.1.6.3	Digital On-Screen Measurement	8	5.1.5.5	Negative Etchback	28
3.1.7	Measurement Types	9	5.1.6	Dielectric Thickness	29
3.1.7.1	Point-to-Point and Parallel Lines	9	5.1.7	Hole Wall Dielectric/Plated Barrel Separation	31
3.1.7.2	Automatic Multiple Measurements	9	5.1.7.1	Resin Recession	31
3.1.7.3	Automatic Average Measurements	10	5.1.7.2	Hole Wall Pullaway	31
3.1.7.4	Minimum, Maximum and Average	10	5.2	Registration	32
3.1.8	Measurement System Calibration/Validation	10	5.2.1	Annular Ring, Internal Layers - Vertical Microsection	32
4.0	EVALUATION CONDITIONS AND TECHNIQUES	11			
4.1	Evaluation Lighting	11			

5.2.2	Annular Ring, Internal Layers - Hole Breakout, Vertical Microsection	33	5.3.11.5	Plating Crack - Copper Barrel (Wall), “E” Crack	53
5.2.3	Annular Ring, Internal Layers - Horizontal Microsection - Non-Modified Land Shape	33	5.3.11.6	Plating Crack - Corner, “F” Crack	54
5.2.4	Annular Ring, Internal Layers - Horizontal Microsection - Modified Land Shape	34	5.3.12	Lifted Lands	54
5.2.5	Clearance Hole, Unsupported to Power/ Ground Planes	35	5.3.13	Copper Plating Thickness, Hole Wall	55
5.2.6	Dielectric Material, Clearance Metal Plane for Supported Holes	35	5.3.13.1	Copper Plating Thickness, Average	55
5.3	Conductors	36	5.3.13.2	Copper Plating, Controlled Depth Via	56
5.3.1	External Conductor Thickness (Foil Plus Plating)	36	5.3.13.3	Copper Plating Thickness Minimum	56
5.3.2	Non-Plated Layer Copper Foil Thickness	36	5.3.14	Copper Wrap Plating	57
5.3.3	Overhang	38	5.3.15	Copper Cap Plating of Filled Holes	58
5.3.4	Copper Plating Voids	38	5.4	Microvias	60
5.3.4.1	Size of the Void	39	5.4.1	Annular Ring, Microvia to Target Land	60
5.3.4.2	Void at Interconnect	39	5.4.2	Microvia Target Land Contact Dimension	61
5.3.4.3	Circumferential Void	40	5.4.3	Separation of Microvia to Target Land	63
5.3.5	Plating Nodules	40	5.4.4	Contact Dimension, Unintentional Pierced Microvia Target Land	64
5.3.6	Burrs	42	5.4.5	Mechanical Drill Microvia, Intentionally Pierced Target Land	64
5.3.7	Plating Folds/Inclusions	42	5.4.5.1	Target Land Penetration	65
5.3.7.1	Non-Enclosed Folds	42	5.4.6	Plated Copper Filled Microvias (Blind and Buried)	66
5.3.7.2	Enclosed Folds - With Demarcation Line	43	5.5	Back-Drilled Hole	67
5.3.7.3	Enclosed Folds - With No Demarcation Line	44	5.6	Material Fill of Through, Blind, Buried and Microvia Structures (Other than Copper Plating)	67
5.3.8	Inclusion	45	5.7	Finish Metals	69
5.3.8.1	Plating Inclusions	45	5.7.1	Solder Coating Thickness (only when specified)	69
5.3.8.2	Innerlayer Inclusions	45	5.7.2	Electrodeposited Gold and Nickel Finish	69
5.3.9	Innerlayer Separation	46	5.7.2.1	ENIG See IPC-4552 for ENIG finish	69
5.3.9.1	Innerlayer Separation, Vertical Microsection	46	5.7.2.2	ENEPIG See IPC-4556 for ENEPIG finish	69
5.3.9.2	Innerlayer Separation, Horizontal (Transverse) Microsection	47	5.8	Solder Mask Thickness	70
5.3.10	Plating Separation	48			
5.3.10.1	Microanomalies	48			
5.3.10.2	Plating Separation	49			
5.3.10.3	Nailheading	50			
5.3.11	Cracks	51			
5.3.11.1	Foil Crack - External Foil, “A” Crack	52			
5.3.11.2	Foil Crack - External Foil and Extends Partially into the Surface Copper Plating, “B” Crack	52			
5.3.11.3	Foil Crack - Internal Foil, “C” Crack	52			
5.3.11.4	Foil Crack-External Foil and Extends Completely Through Surface Copper Plating, “D” Crack	53			

Figures		
Figure 3-1	Inverted Metallurgical Microscope	3
Figure 3-2	Standard Upright Microscope	3
Figure 3-3a	Bright Field Image of Microsection Prior to Micro-Etch (As Polished).....	4
Figure 3-3b	Bright Field Image of a Microsection After Micro-Etch.....	4
Figure 3-4a	Dark Field Image of Microsection Prior to Micro-Etch (As Polished).....	5
Figure 3-4b	Dark Field Image of Microsection After Micro-Etch.....	5
Figure 3-5a	Polarized Lighting Image of Microsection Prior to Micro-Etch	5
Figure 3-5b	Polarized Lighting with Image of Microsection After Micro-Etch	5
Figure 3-6a	Differential Interference Contrast (DIC) Gives a Three-Dimensional Perspective of an Image Prior to Micro-Etch (As Polished).....	6
Figure 3-6b	Differential Interference Contrast (DIC) Gives a Three-Dimensional Perspective of an Image After Micro-Etch	6
Figure 3-7	Fluorescence Detecting the Presence of Residual Photoresist on a Semiconductor.....	6
Figure 3-8	A Measurement System Showing the Sample Under Inspection	7
Figure 3-9	Fixed Reticle with Lines that are not Adjustable.....	7
Figure 3-10	Analog On-Screen Measurement System Using a Camera.....	7
Figure 3-11	A Microscope with On-Screen Measurement System.....	8
Figure 3-12	Example of Digital On-Screen Measurements ...	8
Figure 3-13	Point-to-Point and Parallel Line Measurements ..	9
Figure 3-14	Example of Software-Based Automatic Measurement System	9
Figure 3-15	Automated Measurement System	10
Figure 3-16	Example of the Generated Measurements, Calculated Averages, From the Automated Measurement System with a Single Click	10
Figure 3-17	Stage Micrometer	11
Figure 4-1	Example Showing In-Focus vs. Out of Focus Measurements.....	11
Figure 4-2a	Off axis Microsection.....	12
Figure 4-2b	Properly Prepared Perpendicular Microsection..	12
Figure 4-3a	Flat, in focus sample.....	13
Figure 4-3b	Rounded, out of focus sample.....	13
Figure 4-4	Smeared Microsection Due to Over Polishing	13
Figure 4-5	Microsection with a Scratch.....	14
Figure 4-6	Microsection Showing Oxidation	14
Figure 4-7a	Under Etched Condition	15
Figure 4-7b	Proper Etch Condition	15
Figure 4-7c	Over Etched Condition	15
Figure 4-8a	Inner Layer Separation, Prior to Micro-etch	16
Figure 4-8b	Inner Layer Separation, After Micro-etch.....	16
Figure 4-9a	Target Land, Prior to Micro-etch	16
Figure 4-9b	Target Land, After Micro-etch.....	16
Figure 5-1a	Thermal Zone Using the Radially Extended Internal Lands	17
Figure 5-1b	Thermal Zone Surrounding a PTH	17
Figure 5-2a	Structures of a Printed Board.....	17
Figure 5-2b	Thermal Zone Surrounding the Various Structures of a Printed Board.....	17
Figure 5-3	Thermal Zone with Laminate Voids	18
Figure 5-4a	Overview of a PTH In-Process Microsection Exhibiting a Laminate Void	19
Figure 5-4b	Laminate Void Extending into Evaluation Zone (In-Process Microsection).....	19
Figure 5-5	Laminate Cracks Inside Thermal Zone	19
Figure 5-6a	Laminate Cracks Extending Out of the Thermal Zone	20
Figure 5-6b	Laminate Cracks Extending Out of the Thermal Zone	20
Figure 5-7a	Laminate Crack Inside the Thermal Zone.....	20
Figure 5-7b	Laminate Crack Inside the Thermal Zone.....	20
Figure 5-8a	Laminate Crack in the Thermal Zone.....	21
Figure 5-8b	Dark Field View of the Laminate Crack	21
Figure 5-9a	Laminate Cracks Bridging Conductors	21
Figure 5-9b	Laminate Crack Bridging Conductors	21
Figure 5-10	Laminate Crack Near the Surface of Printed Board	21
Figure 5-11a	Delamination within the Base Material and Internal Conductive Layer	22
Figure 5-11b	Delamination within the Base Material	22
Figure 5-12	Delamination on a Rigid-Flex Within the Plies of Material	22
Figure 5-13a	Blistering Between the Base Material and External Surface Conductor.....	23
Figure 5-13b	Blistering Between the External Foil and External Copper Plating of the Surface Conductor.....	23

Figure 5-14	Etchback Measurement Taken on the Foil Surface	24	Figure 5-32b	Greater than 90° But Less than 180°	34
Figure 5-15	Etchback Measurement Taken on the Foil Surface	24	Figure 5-33	Hole Breakout Showing No Annular Ring at the Conductor to Land Junction	34
Figure 5-16	Internal Land with Proper Desmear That is Even with the Plane of the Drilled Hole	25	Figure 5-34	Hole Breakout with Modified Land	34
Figure 5-17a	Internal Land with Insufficient Desmear Causing Post Separation	25	Figure 5-35	Power/Ground Plane to Unsupported Hole	35
Figure 5-17b	Internal Land with Insufficient Desmear Causing Post Separation	25	Figure 5-36	Power/Ground Plane to Supported Hole	35
Figure 5-18	Measurement of Wicking	26	Figure 5-37a	External Conductor Thickness is Comprised of External Foil (Black Line) and the Surface Plating (Red Line)	36
Figure 5-19a	Wicking	26	Figure 5-37b	External Conductor Thickness is Comprised of External Foil (Blue Line) and Multiple Surface Plating (Red Line)	36
Figure 5-19b	Wicking Reducing the Spacing Between Conductors	26	Figure 5-38a	Non-Plated Layer Thickness	36
Figure 5-20a	Total Copper Penetration	27	Figure 5-38b	Minimum Internal Foil Thickness Measurement	37
Figure 5-20b	Measurement of Dielectric Removal	27	Figure 5-38c	Measurement of Foil Thickness	37
Figure 5-20c	Measurement of Overall Dielectric Removal	27	Figure 5-38d	Measurement of Foil Thickness	37
Figure 5-21a	Arrowheading of the Internal Copper Land	27	Figure 5-39a	Overhang	38
Figure 5-21b	Arrowheading of the Internal Copper Land	28	Figure 5-39b	Overhang	38
Figure 5-22a	Negative Etchback	28	Figure 5-40a	Copper Plating Voids	39
Figure 5-22b	Measurement of Negative Etchback	28	Figure 5-40b	Measurement for Copper Plating Void Size	39
Figure 5-22c	Negative Etchback with Arrowheading (Pencil tipping) of the Internal Layer	29	Figure 5-41	Copper Plating Void at the Interconnect	39
Figure 5-22d	Measurement of Negative Etchback with Arrowheading (Pencil tipping) of the Internal Layer	29	Figure 5-42a	Copper Plating Voids, Minimum of 180° of the Circumference	40
Figure 5-23a	Board Lay-Up	29	Figure 5-42b	Circumferential Plating Void Micro Via Hole	40
Figure 5-23b	Dielectric Thickness	30	Figure 5-43a	Plated Through Hole with Nodule	40
Figure 5-23c	Highest Point of Each Foil	30	Figure 5-43b	Plating Nodules Reducing the Plated Hole Diameter	41
Figure 5-23d	Measurement for Minimum Dielectric Thickness	30	Figure 5-43c	PTH with Plating Nodules	41
Figure 5-24	Resin Recession	31	Figure 5-43d	Measurement of Reduced Hole Diameter Due to Plating Nodules	41
Figure 5-25	Hole Wall Pullaway	31	Figure 5-43e	Reduced Hole Diameter Due to Plating Nodules	41
Figure 5-26	Hole Wall Pullaway	31	Figure 5-44a	Burr	42
Figure 5-27	Hole Wall Pullaway from the Plane of the Drilled Hole (red lines)	32	Figure 5-44b	Plating Burrs Causing a Reduction of the Hole Diameter	42
Figure 5-28a	Internal Annular Ring	32	Figure 5-45a	Non-Enclosed Plating Fold	42
Figure 5-28b	Measurement of Internal Annular Ring	32	Figure 5-45b	Measurement Location on Non-Enclosed Plating Fold	42
Figure 5-29a	Hole Breakout - No Internal Annular Ring	33	Figure 5-45c	Non-Enclosed Copper Plating Fold	43
Figure 5-29b	Hole Breakout - No Internal Annular Ring	33	Figure 5-46a	Enclosed Plating Fold with a Demarcation Line after Micro-etch	43
Figure 5-30	Horizontal Microsection Showing 360° Land Surrounding the Plated Hole	33	Figure 5-46b	Measurement Location on Enclosed Plating Fold with a Demarcation Line	43
Figure 5-31	Horizontal Microsection of Hole with Breakout on Internal Layers and Measurement of Angle (<90°)	33	Figure 5-47a	Plating Fold with no Demarcation Line	44
Figure 5-32a	Less than 90° Breakout	34			

Figure 5-47b	Measurement Locations for Plating Fold with no Demarcation Line	44	Figure 5-68	Measurement of the Controlled Depth of a Microvia to the Target Land.....	56
Figure 5-48	Plating Inclusion	45	Figure 5-69	Minimum Copper Plating Measurement	56
Figure 5-49	Plating Surrounding Material Located at the Interconnect	45	Figure 5-70	Measurement Example of Copper Wrap Plating	57
Figure 5-50a	Inclusions at the Interconnect	46	Figure 5-71	Wrap Plating with Multiple Platings.....	57
Figure 5-50b	Inclusions at the Interconnect	46	Figure 5-72	Missing Copper Wrap	58
Figure 5-51	Innerlayer Separation Prior to Micro-etch	46	Figure 5-73	Cap Plating Separated From the Barrel and Cracked Across the Copper Wrap	58
Figure 5-52a	Innerlayer Separations Prior to Micro-etch	47	Figure 5-74a	Copper Cap Plating.....	58
Figure 5-52b	Innerlayer Separations After Micro-etch.....	47	Figure 5-74b	Cap Plating Measurement.....	58
Figure 5-53a	No Innerlayer Separation Prior to Micro-etch	47	Figure 5-75	Residual Via Fill Material Due to Incomplete Sanding of Button Plating.....	59
Figure 5-53b	Example of Smear Circumference Prior to Micro-etch.....	47	Figure 5-76	Residual Via Fill Material Beyond Hole Wall Due to Incomplete Sanding	59
Figure 5-54a	Circumferential Innerlayer Separation Prior to Micro-etch, Exhibiting Hole Breakout.....	48	Figure 5-77a	Via Fill Material Between Two Cap Plated Layers.....	60
Figure 5-54b	Circumferential Innerlayer Separation Prior to Micro-etch.....	48	Figure 5-77b	Via Fill Material Between Two Cap Plated Layers.....	60
Figure 5-55a	Microanomalies Prior to Micro-etch.....	48	Figure 5-77c	Via Fill Material Between Two Cap Plated Layers Showing Verification of Cap Plating Thickness	60
Figure 5-55b	Microanomalies After Micro-etch	48	Figure 5-78	Microvia Definition.....	60
Figure 5-55c	Microanomaly in a Microvia	49	Figure 5-79a	Microvia Centered on Target Land	61
Figure 5-56a	Close up of the Separation Between the Copper Plating (Strikes)	49	Figure 5-79b	Microvia Not Centered on Target Land	61
Figure 5-56b	Separation Between the External Foil and Copper Surface Plating	49	Figure 5-79c	Microvia with Breakout from Target Land and Measurement of Minimum Dielectric Spacing	61
Figure 5-56c	Separation in the Copper of a Via	50	Figure 5-80	Microvia Contact Land Target Dimension	62
Figure 5-57a	Nailheading	50	Figure 5-81a	Microvia with Offset Contact Dimension.....	62
Figure 5-57b	Excessive Nailheading.....	50	Figure 5-81b	Microvia with tangency of the Contact Dimension	62
Figure 5-58a	Type of Cracks	51	Figure 5-82a	Fine Line Separation of the Microvia to the Target Land Prior to Micro-etch.....	63
Figure 5-58b	A Fine Line Crack	51	Figure 5-82b	Fine line Separation of the Microvia to the Target Land Prior to Micro-etch.....	63
Figure 5-59	External Foil Crack.....	52	Figure 5-83a	Separation of Microvia to Target Land After Micro-etch	63
Figure 5-60	External Foil Crack Extending Partially Through the Plating.....	52	Figure 5-83b	Separation Target Land After Micro-etch	63
Figure 5-61	Internal Foil Crack	52	Figure 5-84	Pierced Target Land of a Laser Microvia	64
Figure 5-62	External Foil Crack Extending Completely Through the Plating.....	53	Figure 5-85	Intentional Pierced Target Land	64
Figure 5-63a	Plating Crack - Copper Barrel "Wall"	53	Figure 5-86a	Target Land Penetration, Shallow Depth.....	65
Figure 5-63b	Plating Crack - Copper Barrel "Wall"	53	Figure 5-86b	Target Land Penetration, Shallow Depth Measurement.....	65
Figure 5-63c	Partial Copper Barrel Plating Crack	53	Figure 5-86c	Target Land Penetration, Ideal Depth.....	65
Figure 5-64	Corner Crack	54	Figure 5-86d	Target Land Penetration, Ideal Depth Measurement.....	65
Figure 5-65	Lifted Land After Thermal Stress	54			
Figure 5-66	Lifted Land Determination, After Thermal Stress.....	55			
Figure 5-67a	Via Hole	55			
Figure 5-67b	Measurement Locations on a Via Hole	55			

Figure 5-86e	Target Land Penetration, Excessive Depth.....	66	Figure 5-92	Void in the Back-Drill Hole Fill Material.....	68
Figure 5-86f	Target Land Penetration, Excessive Depth Measurement.....	66	Figure 5-93	Via Fill Material Between Hole and Cap Plating.....	68
Figure 5-87a	Copper Filled Microvia with a Void.....	66	Figure 5-94a	Measurement of Locations of Unfused Solder Finish.....	69
Figure 5-87b	Large Void in a Copper Filled Microvia.....	66	Figure 5-94b	Measurement Locations of Unfused Solder Finish in a PTH.....	69
Figure 5-87c	Calculation of the Void in a Microvia.....	66	Figure 5-94c	Measurement of HASL Finish.....	69
Figure 5-88	Measurement of Stub Length.....	67	Figure 5-95	Measurement of Solder Mask Thickness.....	70
Figure 5-89	Back-Drill Depth.....	67			
Figure 5-90	Measurement of Void in Via Fill Material.....	68			
Figure 5-91	Mechanical Microvia Plating Void and Void in the Via Fill.....	68			

Guidelines for Microsection Evaluation

1.0 SCOPE This document describes the methods used to evaluate and measure internally observable characteristics as referenced in IPC-A-600. The purpose of this document is to demonstrate methods and not give acceptability criteria.

Microsection evaluation is performed after the printed board coupons are prepared in accordance with IPC-TM-650 Method 2.1.1. Evaluation is performed on the visible surface of the polished microsection. This technique can be used for in-process checks but may not be applicable for final acceptance as referenced in the performance specifications.

1.1 PURPOSE This document is intended to be used by the Microsection Evaluation Technician as a guide to help understand the techniques used in the measurement and evaluation of a Printed Board Microsection. The user should understand the acceptability requirements that are called out in the applicable performance specification or customer procurement documentation. As this document is a companion document to IPC-A-600, the evaluation and measurement techniques described herein can be applied to other applicable documents, such as customer drawing requirements.

Acceptability of actual microsections (also referred to as cross sections) should not be solely based on these or any photographs but through actual observation and interpretation of requirements. The text takes precedence over the images.

1.2 Classification This document does not use classification as this is a guideline document.

CLASS 1 General Electronic Products

Includes products suitable for applications where the major requirement is function of the completed assembly.

CLASS 2 Dedicated Service Electronic Products

Includes products where continued performance and extended life is required, and for which uninterrupted service is desired but not critical. Typically, the end-use environment would not cause failures.

CLASS 3 High Performance/Harsh Environment Electronic Products

Includes products where continued high performance or performance-on-demand is critical, equipment downtime cannot be tolerated, end-use environment may be uncommonly harsh, and the equipment must function when required, such as life support or other critical systems.

1.3 Measurement Units All dimensions greater than or equal to 1.0 mm (0.0394 in) will be expressed in millimeters and inches. All dimensions less than 1.0 mm (0.0394 in) will be expressed in micrometers and microinches.

Note: This Standard uses other SI prefixes (IEEE/ASTM SI 10, Section 3.2) to eliminate leading zeroes (for example, 0.0012 mm becomes 1.2 μm) or as alternative to powers-of-ten (3.6×10^3 mm becomes 3.6 m).

1.4 Abbreviations and Acronyms Periodic table elements are abbreviated in the standard.

1.4.1 IEEE Institute of Electrical and Electronics Engineers

1.4.2 ASTM American Society for Testing and Materials

1.4.3 DIC Differential Interference Contrast Microscopy

1.4.4 ENIG Electroless Nickel Immersion Gold

1.4.5 ENEPIG Electroless Nickel Electroless Palladium Immersion Gold

1.5 Terms and Definitions Other than those terms listed below, the definitions of terms used in this standard are in accordance with IPC-T-50.

1.5.1 Arrowheading Arrowheading, also known as pencil tipping, is a condition where the inner layer copper is tapered at the hole wall plating interconnection.