Don't have a credit card? Never mind we support BANK TRANSFER .

PRICES include / exclude VAT
Homepage>IEC Standards>IEC 60191-1:2018 - Mechanical standardization of semiconductor devices - Part 1: General rules for the preparation of outline drawings of discrete devices
download between 0-24 hoursReleased: 2018-01-23
IEC 60191-1:2018 - Mechanical standardization of semiconductor devices - Part 1: General rules for the preparation of outline drawings of discrete devices

IEC 60191-1:2018

Mechanical standardization of semiconductor devices - Part 1: General rules for the preparation of outline drawings of discrete devices

Normalisation mécanique des dispositifs à semiconducteurs - Partie 1: Règles générales pour la préparation des dessins d’encombrement des dispositifs discrets

Format
Availability
Price and currency
English PDF
Immediate download
270.00 EUR
English Hardcopy
in stock
270.00 EUR
English/French - Bilingual PDF
Immediate download
270.00 EUR
Standard number:IEC 60191-1:2018
Released:2018-01-23
Edition:3
ICS:31.080.01
Pages (English):36
ISBN (English):9782832252666
Pages (English/French - Bilingual):76
ISBN (English/French - Bilingual):9782832240380
DESCRIPTION

IEC 60191-1:2018

IEC 60191-1:2018 gives guidelines on the preparation of outline drawings of discrete devices, including discrete surface-mounted semiconductor devices with lead count less than 8.
This edition includes the following significant technical changes with respect to the previous edition:
a) the Scope has been extended to include surface-mounted semiconductor devices with a lead count less than 8;
b) a definition of the term "stand-off" has been added;
c) the methods for locating the datum have been extended to be suitable for SMD-packages;
d) the visual identification of terminal position one for automatic handling has been clarified;
e) the rules for the drawing of terminals have been clarified;
f) Table A.1 has been completed with symbols specifically for SMD-packages;
g) Annex B "Standardization philosophy" has been deleted;
h) a normative Annex with special rules for SMD-packages has been added;
i) the examples of semiconductor device drawings have been aligned to state-of-the-art packages including SMD-packages.