PRICES include / exclude VAT
Homepage>IEC Standards>IEC 63011-2:2018 - Integrated circuits - Three dimensional integrated circuits - Part 2: Alignment of stacked dies having fine pitch interconnect
Sponsored link
download between 0-24 hoursReleased: 2018-11-28
IEC 63011-2:2018 - Integrated circuits - Three dimensional integrated circuits - Part 2: Alignment of stacked dies having fine pitch interconnect

IEC 63011-2:2018

Integrated circuits - Three dimensional integrated circuits - Part 2: Alignment of stacked dies having fine pitch interconnect

Circuits intégrés - Circuits intégrés tridimensionnels - Partie 2: Alignement de puces empilées à petits pas d'interconnexion

CURRENCY
LANGUAGE
English/French - Bilingual
Standard number:IEC 63011-2:2018
Released:2018-11-28
Language:English/French - Bilingual
DESCRIPTION

IEC 63011-2:2018

IEC 63011-2:2018 provides specifications of initial alignment and alignment maintenance between multiple stacked integrated circuits during the die bonding process. These specifications define the alignment keys and operating procedures of the keys. These specifications apply only if electrical coupling method of die-to-die alignment is used in the die stacking.