PRICES include / exclude VAT
Released: 18.12.2002
IEEE/IEC 62142-2005 - IEC/IEEE International Standard - Verilog(R) Register Transfer Level Synthesis
IEC/IEEE International Standard - Verilog(R) Register Transfer Level Synthesis
Format
Availability
Price and currency
English PDF
Immediate download
474.01 USD
| Standard number: | IEEE/IEC 62142-2005 |
| Released: | 18.12.2002 |
| ISBN: | 978-0-7381-4777-2 |
| Pages: | 116 |
| Status: | Active |
| Language: | English |
DESCRIPTION
IEEE/IEC 62142-2005
- Inactive-Withdrawn. Replaces IEEE Std 1364.1-2002. To develop a standard syntax and semantics for Verilog RTL synthesis. This standard shall define the subset of IEEE 1364 (Verilog HDL) which is suitable for RTL synthesis and shall define the semantics of that subset for the synthesis domain. This standard shall be based on the current existing standard IEEE 1364.