PRICES include / exclude VAT
Current revisionReleased: 01.01.1996
IPC-J-STD-012 - Standard Only
Implementation of Flip Chip & Chip Scale Technology
Format
Availability
Price and currency
English Secure PDF
Immediate download
Non-printable
168.30 EUR
English Hardcopy
10-14 days
252.45 EUR
View table of Contents
| Standard Number: | IPC-J-STD-012 - Standard Only |
| DOD Adopted: | No |
| ANSI Approved: | No |
| Released: | 01.01.1996 |
| Pages (English): | 120 |
DESCRIPTION
This informative document describes the implementation of flip chip and related chip scale semiconductor packaging technologies. The areas discussed include design considerations, assembly processes, technology choices, application and reliability data. Chip packaging variations include flip chip, HDI, micro BGA, micro SMT and SLICC. Also provides general information on implementing flip chip and chip scale technologies for creating multichip modules, I/C cards, memory cards and very dense surface mount assemblies. Developed by IPC, EIA, MCNC and Sematech. 113 Pages. Released January 1996.
Equivalent to IEC Publicly Available Standard (PAS) 6208
